SystemC-AMS for the design of complex Analog Mixed-Signal SoC's

Karsten Einwich

Fraunhofer IIS / EAS Dresden

NASCUG 27-07-09

© Fraunhofer IIS/EAS, 2009



Introduction / Motivation SystemC-AMS

Some Code Snippets

Application Examples

- Wireline Communication Application
- Mixed Signal Embedded Core Application
- Automotive Application

Conclusion

NASCUG 27-07-09

© Fraunhofer IIS/EAS, 2009



- Extension Library for SystemC, permitting modeling of Analog Mixed Signal behavior
- Prototype versions publicly available based on a Fraunhofer implementation
- Public version supports modeling of:
 - Non-conservative systems
 - Multi rate synchronous dataflow (SDF)
 - Linear electrical networks
 - Linear behavioral functions (linear transfer function numerator/denumerator and pole zero, state space),
 - Frequency domain simulation
 - Powerful trace functionality

Experimental extensions available at Fraunhofer: Switched Capacitor solver, Nonlinear DAE solver with de-synchronization

NASCUG 27-07-09

© Fraunhofer IIS/EAS, 2009



SystemC-AMS is an extension of SystemC



NASCUG 27-07-09

© Fraunhofer IIS/EAS, 2009



Modeling, Simulation and Verification for:

- Functional complex integrated systems (EAMS Embedded Analogue Mixed Signal)
- Analogue Mixed-Signal systems / Heterogeneous systems
- **Specification** / Concept and System Engineering
- System design, development of a ("golden") reference model
- Embedded Software development
- Next Layer (Driver) Software development
- Customer model, IP protection
- -> it is not a replacement of Verilog/VHDL-AMS or Spice
- -> compared to Matlab, Ptolemy, ... SystemC-AMS supports architectural exploration/refinement and software integration

© Fraunhofer IIS/EAS, 2009



- 2000 Fraunhofer and Infineon developed SystemC extension library mixsigc
- 2000 University Frankfurt and Continental Teves developed AVSL
- 2001 SystemC-AMS study group founded
- Analog extensions from different universities (South Hampton, University Ancona), Dataflow implementation from Shukla
- Ca. 2002 reimplementation of mixsigc to systemc-ams -> prototype of the study group
- 2006 official approval as OSCI AMSWG with Martin Barnasconi from NXP as chair
- 2008 White paper publication at DAC
- December 2008 DRAFT1 Language Reference Manual publicized



- Can be tailored and optimized for specific applications
- Support of customized methodologies and their combination
- The tradeoff between accuracy, simulation performance and modeling effort can be optimized for each system part by using the interoperability of an arbitrary number of Models of Computations (MoC)
- **Encapsulation** of subsystems which leads to scalability and modularity
- Easy software integration and powerful debug possibilities
- Full **power of C++** available (e.g. language, libraries, encapsulation concepts)
- Easy IP protection by pre-compilation and integration into other tools and design flows via C interfaces

© Fraunhofer IIS/EAS, 2009



Modeling with multiple MoC





SDF Module – Example with LTF

SCA_SDF_MODULE(prefi_ac)

```
sca sdf in<double> in; // signal inport
sca sdf out<double> out; // signal outport
```

// control / DE signal from SystemC // (connected to sc signal<bool>) sca scsdf in<bool> fc high;

```
double fc0, fc1; // cut-off frequency
double v max; // max. out value
```

```
sca ltf nd ltf_0, ltf_1; // filter equation obj.
sca_vector<double> a0, a1, b;
sca vector<double> s; // state vector
```

```
void init() // filter coeffs for transfer function
  const double r2pi = M 1 PI * 0.5;
  b(0) = 1.0; a1(0) = a0(0) = 1.0;
  a0(1) = r2pi/fc0; a1(1) = r2pi/fc1;
}
```



© Fraunhofer IIS/EAS, 2009

void sig_proc() { double tmp; // high or low cut-off freq. if(fc high.read()) tmp = ltf 1(b, a1, s, in.read()); else tmp = ltf 0(b, a0, s, in.read());

```
if (tmp > v max) tmp = v max; //output voltage
else if (tmp < -v max) tmp = -v max; // limitation
```

```
out.write(tmp); // assign output voltage to port
```

```
SCA CTOR(prefi ac)
 { // default parameter values
   fc0 = 1.0e3; fc1=1.0e5; v max = 1.0;
};
```







H(s) = ----

}

 $2\pi f_{c}$

Frequency Domain Specification

```
SCA_SDF_MODULE(ac_tx_comb)
                                                                                 void sig_proc()
 {
   sca sdf in<bool>
                               in:
                                                                                   int x, y, i;
   sca sdf out<sc int<28> > out;
                                                                                   for (i=0; i<64; ++i) {
                                                                                     x = in.read(i);
   void attributes()
                                                                                   out.write(y);
      in.set rate(64); // 16 MHz
      out.set_rate(1); // 256 kHz
   }
                                                                                 SCA CTOR(ac tx comb)
   void ac sig proc()
    double k = 64.0; // decimation factor
                                                                               };
    double n = 3.0; // order of comb filter
                                                                                               ac tx comb
    sca_complex z1 = sca_ac_z(in.get T().to seconds(), -1);
                                                                                            in
                                                                                                             out
                                                                                                             28
     // complex transfer function:
    sca complex h = pow((1.0 - pow(z1,k)) / (1.0 - z1), n);
                                                                                H(z) = \left(\frac{1 - z^{-k}}{1 - z^{-1}}\right)^{n} \qquad z = e^{j2\pi f_{s}}
    sca_ac(out) = h * sca_ac(in) ;
NASCUG 27-07-09
                                              © Fraunhofer IIS/EAS, 2009
```



Conservative MoC – Linear Network



Fraunhofer

Application Example







POTS - System

- Complete System functionality modeled
- All relevant analogue effects
- Digital parts "bittrue", original code of embedded software
- Hundreds of simulation scenarios as regression tests available
- Simulation scenarios partially reused for silicon verification
- Embedded software debugged before silicon

page 13

NASCUG 27-07-09

© Fraunhofer IIS/EAS, 2009



Simulation Time for Vinetic 2CPE System

SystemC-AMS Simulation

- 2 channel including: SLIC, externals, AFE, DFE, ASDSP and part of Carmel FW
- 1 sec realtime \rightarrow 1.5h simulation time

VHDL RTL

- 2 channel including: AFE, DFE, ASDSP, Carmel and Interfaces
- 1 sec realtime \rightarrow 300h simulation time

Nano Sim (Fast CMOS simulator)

- 2 channel including: AFE top level
- 1 ms realtime \rightarrow 15h simulation time

Titan Simulation

- 2 channel including: AFE top level
- 1 ms realtime \rightarrow 500h simulation time

SystemC-AMS Simulation

- only one channel
- reduce sampling rate for analog blocks (used for FW simulation only)

1sec realtime \rightarrow 90 sec simulation time NASCUG 27-07-09

© Fraunhofer IIS/EAS, 2009









Source: Gerhard Nössing Infineon COM

ADSL / VDSL Systems



- BER estimations
- Numerous of use scenarios
- Interaction of different lines
- Multi level simulation environment essential
 NASCUG 27-07-09
 © Fraunhofer IIS/EAS, 2009



CPE_N



Backlash Voice to data path





© Fraunhofer IIS/EAS, 2009



Mixed-Signal Embedded Core - SATA





- Serial ATA physical layer chip set for 3 / 6 / 8 GBit serial data transmission e.g. to/from hard discs
- Concept engineering model of transceiver /receiver including the pll's
- Goal estimation of bit error rates, simulation of pll locking behavior
- Integration into as VHDL Model into Modelsim as reference model and stimuli generator for the digital components



SATA Project Results

- Simulation performance ~ 2h/ms = 6e6 clock cycle
- PLL settling / locking
- Equalizer coefficient adaption
- Estimation of BER



Automotive Sensor Applications

TIER2



OEM





Simulation Performance Challenge for Automotive Applications



🖉 Fraunhofer

Source: Wolfgang Scherr Infineon AIM

- Systemlevel model including the embedded processor on a cycle accurate level
- Switched capacitor converter
- Diagnose modes, offset calibration, temperature dependencies, noise, manchester interface, synchronization via supply voltage, ...
- Original code of embedded software
- TLM based modeling for processor communication
- IP protected customer model as Matlab/Simulink Module (mex dll)
- Simulation performance ~ 10min /sec



Window lifter system





Window lifter simulation results

4 us 4100 ms 4200 + CMP + JMP C==+ LD var_+ CMP + JMP C==0+ LD + CMP + JMP C==- 000+ 000+ 000+ 000+ 000+ 0000+ 0000013 0000001	ns 4300 ns 440 + LD var_+ CMP+ JMP C==+ LD + CMP+ JMP C==+ MOVI 1 00000030 0000031 000+ 00000013 00000	0 ns 4500 ns (i+ JAP RP6+ MOV+ MOV+ ST A,) 0103 0000000A		
	A 00000001			
	0000004 0000002 0000000 0000001	C	.19	
	01 02	03		

A huge amount of digital HW/SW ...

Electronics: voltages/currents -> torque NASCUG 27-07-09 © Fraunhofer IIS/EAS, 2009

Magnetic flux -> digital sensor out





- SystemC together with the extension SystemC AMS is suitable for creating executable specification, virtual prototypes and architectual level models for EAMS systems
- An experimental prototype can be downloaded under: <u>www.systemc-ams.org</u> (not compatible with the DRAFT 1 standard)
- SystemC AMS DRAFT 1 standard is public available: www.systemc.org
- OSCI SystemC AMS 1.0 standard is expected in December 2009
- Information of the Fraunhofer SystemC AMS activities and documentation: <u>www.systemc-ams.eas.iis.fraunhofer.de</u>

